

## LESSON PLAN

Period	Date (tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
1	12/11	UNIT-I-1 OP-AMPS one-stage op-amps	I	Black Board		
2	14/11	Two-stage op-amps gain boosting stage compensation, i/p protection slew rate.	I	"		
3	19/11	Simple CMOS, BJT Current Mirror.	I	"		
4	21/11	Cascode Wilson Mirrors	I	"		
5	24/11	Common Source Amplifier Source follower.	I	"		
6	25/11	Common gate 14 pin op-amp	I	"		
7	26/11	Thermal Noise Flicker Noise	I	"		
8	27/11	Noise in op-amps noise in common source stage noise	I	"		
9	1/12	UNIT-II PLL Design.	II	"		
10	2/12	PLL Concepts, The PLL in the locked condition	II	"		
11	3/12	Phase Detector.	II	"		
12	5/12	Voltage Controlled Oscillator.	II	"		
13	8/12	Chp study: Analysis of the 5605 monolithic PLL	II	"		
14	9/12	UNIT-III Switched Capacitor CKTS Basic Building Blocks op-amps, capacitors resistors non overlapping clocks Basic operations and Analysis.	III	"		

## LESSON PLAN

Period	Date (tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
15	10/12	Resistor equivalents for Switched Capacitors. Parasitic Sensitive integrators.	III	Black Board		
16	10/12	Parasitic Insensitive integrators Signal Flowgraph Analysis.	III	"		
17	12/12	First order Filters. Switch Chattering Fully Differential Filters.	III	"		
18	15/12	Charged Amplifiers Switched Capacitor gain. Circuits for Capacitor Circuit.	III	"		
19	16/12	Presettable gain Circuit. Other Switched Capacitor Circuits	III	"		
20	17/12	Full wave Rectifier Peak Detector. Sinusoidal Oscillator	III	"		
21	19/12	UNIT-IV LOGIC FAMILIES & CHARACTERISTICS CMOS, TTL, ECL logic families.	IV	PPT		
22	22/12	TTL/CMOS Interfacing	IV	"		
23	23/12	Comparison of logic families	IV	B D		
24	29/12	VHDL Modeling for Delays, Resisters.	IV	"		
25	30/12	Multiplexers, Comparators and logic families	IV	"		

LESSON PLAN						
Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
26	2/1	Comparators, Adders Subtractors.	IV	Blackboard		
27	19/1	VHDL Modeling for Latches.	IV	"		
28	20/1	Flip-Flops, Counters	IV	"		
29	21/1	Shift Registers. FSMs.	IV	"		
30	23/1	ASM Charts.	IV	"		
		<u>UNIT - V</u>				
31	27/1	DIGITAL INITIATION SYSTEM BUILDING BLOCKS Multiplexers, and decod- ers.	V	"		
32	28/1	Binary Shifters Counters digital Single-bit Adders.	V	"		
33	30/1	MEMORIES: ROM Internal Structure RD decoding Cammer al type finding and Applications.	V	"		
34	2/2	RAM Internal Structure.	V	"		
35	3/2	CPLD: XC9500 Series Family CPLD Architecture.	V	PPT		
36	4/2	CLB Internal Architecture.	V	"		
37	6/2	I/O Block Internal Architecture.	V	"		
		<u>UNIT - VI</u>				
39	10/2	COMPARATORS: using OpAmp for a Comparator.	VI	Blackboard		
40	11/2	Charge Injection errors.	VI	"		
41	13/2	Latched Comparators	VI	"		

[illegible]