

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
1	4/1/16	Introduction	1	chalk & dust		
2	6/1/16	Discrete time signals				
3	7/1/16	Linear shift invariant	1	u		
4	8/1/16	systems				
5	11/1/16	stability and	1	u		
6	18/1/16	Causality				
7	20/1/16	Linear constant	1	u		
8	21/1/16	Coefficient diff eqn				
9	22/1/16	freq domain	1	u		
10	25/1/16	representation of				
11	27/1/16	Discrete Fourier	1	u		
12	28/1/16	Series - properties				
13	29/1/16	of DFT, DFT	1	u		
14	1/2/16	Representation of periodic				
15	3/2/16	Discrete Fourier	1	u		
		Transform				
16	4/2/16	Properties of DFT,	2	u		
17	5/2/16	Linear convolution				
18	8/2/16	Sequences using DFT,	2	u		
19	10/2/16	Computational DFT				
20	11/2/16	Fast Fourier Transform	2	u		
21	12/2/16	Radix 2 Decimation in Time				
22	15/2/16	DIF Algorithm	2	u		
23	16/2/16	Inverse FFT				
24	22/2/16	Z-Transform	2	u		
25	24/2/16	Definition				
26	25/2/16	Properties of ROC	2	u		
27	26/2/16	Inverse Z-Transform				
28	29/2/16	Relation b/w Fourier	2	u		
		Transform & Z-Transform				
29	2/3/16	Solution for LCCDE	3	u		
		Block diagram representation				
30	3/3/16	of LCCDE.	3	u		
		Basic structure of LCC systems				
31	4/3/16	Direct form cascade	3	u		
		parallel form structures				
32	7/3/16	Analogue filter approximation	3	u		
		Discrete time filter design				
33	9/3/16	Chebyshev filter	3	u		
		design				

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
34	10/3/16	Design of IIR filters Digital to Analog filter	3	chalk & dust		
35	11/3/16	Mapping differential, & linear transformation	3	u		
36	14/3/16	Bilinear transformation method	3	u		
37	16/3/16	Matched Z transform	3	u		
38	17/3/16	Design examples	3	u		
39	18/3/16	frequency transformation	3	u		
40	21/3/16	problem on IIR filters	3	u		
41	24/3/16					
42	31/3/16	FIR digital filters Introduction	4	u		
43	1/4/16	Basic structure of FIR system	4	u		
44	4/4/16	Direct form cascade	4	u		
45	6/4/16	frequency sample lattice	4	u		
46	7/4/16	characteristics of FIR digital filter	4	u		
47	18/4/16	frequency response	4	u		
48	12/4/16	design of FIR digital filters using window	4	u		
49	14/4/16	frequency sampling technique	4	u		
50	18/4/16	Comparison of IIR & FIR filters	4	u		
51	20/4/16	Multirate signal processing	4	u		
52	21/4/16	Decimation, Interpolation	4	u		
53	22/4/16	Sampling rate conversion	4	u		
54	25/4/16	Implementation of Sampling rate conversion	4	u		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No	Teaching Methodology	Remarks	Corrective Action Upon Review
54	25/4/16	Introduction to DSP processing	5	chalk & dust		
		Introduction to programmable DSP	5	v		
		Multiplier and Accumulator (MAC)	5	v		
55	27/4/16	Modified Bus Structures	5	v		
		Memory access Scheme in DSP	5	v		
56	28/4/16	Multiple access memory	5	v		
		Multiple memory	5	v		
57	29/4/16	Bus architecture	5	v		
		Micro bus	5	v		
		Special addressing modes	5	v		
57	29/4/16	Addressing methods	5	v		
		Architecture of TMS320C5x -	5	v		
58	2/5/16	Introduction	5	v		
		Bus structure	5	v		
		Central Arithmetic Logic unit.	5	v		
58	2/5/16	Auxiliary registers	5	v		
		Index registers	5	v		
		Auxiliary registers	5	v		
59	3/5/16	Block core Address registers	5	v		
		Parallel Logic unit	5	v		

Period	(Te)
59	3
60	4

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
		plenty mapped register	5	chalk & dust		
59	8/5/16	program controller	5	"		
		switches in the status register	5	"		
60	4/5/16	analog register	5	"		
		analog peripheral	5	"		for